
AD-R170 182 ASYNCHRONOUS FINITE STATE MACHINES SIMULATIONS WITH INPOSED PROCESSING CO (U) NORTHERSTERN UNIV BOSTON MASS DEPT OF ELECTRICAL ENGINEERING UNCLASSIFIED S Y KHONKAM ET AL 01 APR 86 F/G 9/2 NL



MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A

B. NAME OF FUNDING/SPONSORING ORGANIZATION		Co. OFFICE SYMBOL	9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER				
AFOSR		NOM	F49620-82-C-0080				
St. ADDRESS (City, State and ZIP Code)			10. SOURCE OF FUNDING NOS.				
				PROGRAM ELEMENT NO.	PROJECT	TASK NO.	WORK UNIT
Bolling AFB DC 20332-6448				61102F	2304	Al	
11. TITLE	(Include Security Ci	lessification)					
		TE STATE MACH	HINES: SIMULATION	NS WITH IMPOSE	PROCESSING	CONSTRAIN	TS.
2. PERSO	MAL AUTHORUS) M.E. Kolin	oski and A T	Miller CV V	trankom m r	Tohmanı		
			COVERED	. Kwankam, T. L. Johnson 14. DATE OF REPORT (Yr., Ma., Day) 18. PAGE COUNT			
Reprint		FROM_	10	l April 19		2	
	ACT (CORTINUE OR	reverse if necessary a	and identify by black numi	her)			
L	JIIC FILE COPY	syst proc asyn in mach mach role cons beho inco writ simu	The action tems an continuo tems an continuo tems can be ac achronous finite particular, a aines termed aines", or SAMs. that practic tetraints may pla avior, a sim orporating such	of computer ustime discre curately repres state machine subclass of "Simple asyn To underst al signal pr y in characteri ulator capab constraints h rchitecture	ented by s, and, these chronous and the ocessing zing SAM le of as been		JUL 2 3 1996
יום אוני	JIIC FILE COPY	syst proc asyn in mach mach role cons beho inco writ simu	The action tems on continuo tems on continuo tems can be ac achieved finite particular, a anines termed anines", or SAMs. that practic traints may pla traints, a sim proporating such tten. The a plator and examinented,	of computer ustime discre curately repres state machine subclass of "Simple asyn To underst al signal pr y in characteri ulator capab constraints h rchitecture	te-state ented by s, and, these chronous and the ocessing zing SAM le of as been f this use are	EATION C	
L E	FILE COPY	syst prod asyn in mach mach rols cons beho inco writ simu pres	The action tems on continuo tems on continuo tems can be ac achieved finite particular, a anines termed anines", or SAMs. that practic traints may pla traints, a sim proporating such tten. The a plator and examinented,	of computer ustime discre curately repres distate machine subclass of "Simple asyn To underst al signal pr y in characteri ulator capab constraints h rchitecture o ples of its	te-state ented by s, and, these chronous and the ocessing zing SAM le of as been f this use are	CATION	
E. DISTRI	FILE COPY	Syst proc asyn in mach mach rols cons beho inco writ simu pres	The action tems on continuo tesses can be ac achronous finite particular, a nines termed nines", or SAMs. that practic traints may pla avior, a sim orporating such tten. The a plator and exame	of computer ustime discre curately repres state machine subclass of "Simple asyn To underst al signal pr y in characteri ulator capab constraints h rchitecture o ples of its	te-state ented by s, and, these chronous and the occessing zing SAM le of as been f this use are	EATION 229. OFFICE BY	1 E

The state of the state of the state of

ASYNCHRONOUS FINITE STATE MACHINES: SIMULATIONS WITH IMPOSED PROCESSING CONSTRAINTS .

10.

S. Y. Kwankam

÷. • •

M. E. Kaliski and A. T. Miller

T. L. Johnson

ENSP Universite de Yaounde Yaounde, Cameroun Department of Electrical Engineering Northeastern University Boston, Massachusetts

General Electric Company Schenectady, New York

ABSTRACT

The action of computer control systems on continuous-time discrete-state processes can be accurately represented by asynchronous finite-state machines, and, in particular, a subclass of these machines termed "simple asynchronous machines", or SAMs. To understand the role that practical signal processing constraints may play in characterizing SAM behavior, a simulator capable of incorporating such constraints has been written. The architecture of this simulator and examples of its use are presented.

SIMPLE ASYNCHRONOUS MACHINES (SAMe)

The SAM represents a departure from representations traditional ٥Ē asynchronous finite automata [1], which are typically circuit-based (2), (3), (4) and is more in concert with event-driven models of finite-state machines (5). It has a finite number of inputs and outputs and a finite number of states. It consists (Figure 1) of three main components: a set of digital function (DFGs), which generators generate asynchronous patterns of state values with respect to time; a multiplexer (MUX), which for a given set of input levels and a given state value, selects one of these patterns, and a readout map, called a logic function (LF), which assigns output values for every combination of input level and state value. The input to the MUX's select lines is triggered by changes in the input levels; the state value thus strobed in is the most recent state value prior to the input changes. Continuity of state is not assumed, but is available as an optional restriction of the simulator.

When a SAM is in a given state and is activated by a "start" signal, the specific input values present trigger an asynchronous pattern of state values and output values with respect to time. As inputs change, various asynchronous patterns of state values and output values occur.

Inis work is supported, in part, by the United States Air Force Office of Scientific Research, AFSC, Contract F49620-82C-0080.




FIGURE 1. THE SAM ARCHITECTURE

SIMULATOR ARCHITECTURE

The simulator stores all asynchronous patterns as hybrid stacks, i.e. sets of two arrays, one with integer entries (representing input, state and output levels), the other with non-negative real values corresponding to the "start times" of these integer levels.

The simulator admits two options. The first, continuity of state, is obtained by requiring that the first state level of the DFG triggered in is equal to the state strobed into the MUX's select lines. Physical processing constraints can be modeled in the simulator as well. These constraints model the time it takes for a system to recover from input changes, and is simulated using a "masking" interval of length T. Any input change occurring within time T of another is ignored for the duration of the masking interval. Thus if the change persists for at least time T it will be recognized; otherwise it will be ignored. This option is extremely valuable as a means of representing synchronization errors in input functions.

The simulator is completely event-driven; hence when there are no further changes in the input lines, the state value and output value become constant as soon as the asynchronous pattern in the last-triggered-in DFG does.

NSPECTED

Approved for public release; distribution unlimited.

66 7 23 16 6

A-1

DISCUSSION

To demonstate the capabilities of the SAM simulator, a 74LS93 4 bit binary ripple counter is modeled. To keep the illustrations as simple as possible, only 3 of the 4 bits are used.

Figure 2 is a typical DFG waveform. (The time scale is much finer than for subsequent plots).

Figure 3 is the input to the simulated ripple counter. Note that the input is an asynchronous signal with pulses of various widths. The effect of a non-zero (I=0.5) masking interval on the input seen by the simulator is also shown.

Figure 4 is a plot of the state of the simulated ripple counter with a masking interval, T=0. Inputs are immediately recognized and processed by the SAM simulator. Note that state changes are triggered only by the falling edge of the input waveform. Also note that after the falling edge of the input, it takes some time for the state to reach a stable value. This accurately models the ripple counter behavior.

The output of the simulator is not shown, but for this simple example, is assumed to be identical to the state function.

In Figure 5 is the state function generated by the simulator for a masking interval I=0.5. Observe that the state function is much different from Figure 4.

CONCLUSIONS

The SAM architecture presented is capable of simulating a variety of asynchronous finite-state machines (a UART has also been modeled). The ripple counter example demonstrates how the simulator can be used to explore the effects of various physical processing constraints on the behavior of a SAM.

REFERENCES

- (1) Johnson, T. L. and Kaliski, M. E. "Realization of Asynchronous Finita-State Machines", Proc. 22nd IEEE Conf. on Decision and Control, San Antonia, December 1983.
- (2) Miller, R. E., <u>Switching Theory</u> (Vol. II), J. Wiley & Sons, Inc., New York, 1966.
- (3) Unger, S. M., Asunchronous Sequential Switching Circuits, J. Wiley & Sons, Inc., New York, 1969.
- (4) Kohavi, Z., <u>Switching and Finite</u>
 <u>Automata Theoru</u>, McGraw-Hill Book Company,
 New York, 1978.
- (5) Peterson, J. L., "Petri Nets", ACM Computing Surveys, Vol. 9, No. 3, pp. 223-252, 1977.





FIGURE 2. AN EXAMPLE DEG




0 1.02 2.04 3.06 4.98 5.1 6.12 7.1490 8.16 9.179 10.2





8 1.82 2.94 3.86 4.88 5.1 6.12 7.1498 8.16 9.179 18.2 FIGURE 4. STATE FUNCTION, T = 0



AIR FORCE OFFICE OF SCIENTIFIC RESEARCH (AFSC) NOTICE OFFICE OF SCIENTIFIC RESEARCH (AFSC) NOTICE OFFICE AREAST TABLED TO THE STATE OF THE SCHOOL OF THE SCH

MATTHEW J. KERPER

Chief. Tee: Fact Information Division

CONTRACT AND SECURITY OF SECURITY AND SECURI